Chip design for submicron vlsi: cmos layout and simulation - John P. Uyemura (Cengage Learning, 2006)
yzd,1/nr. c.01